

METHOD AND APPARATUS FOR DRIVING  
SOLID STATE IMAGE SENSOR

BACKGROUND OF THE INVENTION

5 The present invention relates to a method and apparatus  
for driving a solid state image sensor which operates an  
electronic shutter.

10 An image sensing apparatus which has a solid state  
image sensor, like a CCD (Charge Coupled Device), controls  
the exposure of the solid state image sensor to achieve an  
optimal exposure state. This exposure control uses an iris  
mechanism which mechanically controls the amount of incident  
light to the solid state image sensor in accordance with the  
luminance of light reflected from a target object.  
15 Alternatively, the exposure control can use a so-called  
electronic shutter which controls the period the solid state  
image sensor accumulates a charge in accordance with the  
luminance of light reflected from the target object. The  
solid state image sensor has light-receiving pixels arranged  
in a matrix form, which stores (accumulates) information  
charges that are generated in accordance with the incident  
20 light.

25 Fig. 1 is a block diagram showing the structure of a  
prior art solid state image sensor, and Fig. 2 is a timing  
chart showing the operation of the prior art solid state  
image sensor. Referring to Fig. 1, a frame transferring  
type CCD solid state image sensor 1 includes a light-  
receiving section 1i, a storing section 1s, a horizontal  
transferring section 1h, and an output section 1d. The  
light receiving section 1i has a plurality of parallel  
30 transfer registers arranged continuously in the vertical

direction. A plurality of light-receiving pixels are formed by each bit of the transfer registers. When the light from a target object irradiates the light-receiving pixels, each light-receiving pixel generates and stores a charge  
5 corresponding to the image of the target object. The storing section 1s has a plurality of transfer registers continuing from the transfer registers of the light-receiving section 1i. The number of bits of each transfer register of the storing section 1s is the same as that of  
10 each transfer register (shift register) of the light-receiving portion 1i. The storing section 1s temporarily stores information charges corresponding to a single display image output by the light-receiving section 1i. The horizontal transfer section 1h has a single horizontal transfer register. Each bit of the horizontal transfer  
15 register is connected to the transfer registers of the storing section 1s. The horizontal transfer section 1h receives the stored information charges, which correspond to the display image, from the storing section 1s in units of single lines and sequentially transfers the single line units to the output section 1d. The output section 1d has  
20 an electrically independent capacitor and an amplifier, which eliminate potential changes at the output section 1d. The output section 1d receives the information charges serially from the horizontal transfer section 1h in single  
25 line units and converts the information charges to a voltage value and then outputs an image signal  $Y(t)$ .

A clock generator 2 generates a multi-phase vertical transfer clock  $\phi_v$ , a storage transfer clock  $\phi_s$ , and a  
30 horizontal transfer clock  $\phi_h$  in response to horizontal and vertical timing signals HT, VT. The vertical transfer clock  $\phi_v$  is sent to the light-receiving section 1i of the solid state image sensor 1, the storage transfer clock  $\phi_s$  is sent

to the storage section 1s, and the horizontal transfer clock  $\phi_h$  is sent to the horizontal transfer section 1h.

When the light-receiving section 1i receives the vertical transfer clock  $\phi_v$ , the stored information charges in each light-receiving pixel of the light-receiving section 1i are transferred to the storage section 1s. This is the vertical scanning return period. When the storage section 1s receives the storage transfer clock  $\phi_s$ , the information charges transferred from the light-receiving section 1i in accordance with the vertical transfer clock  $\phi_v$  are acquired by the storage section 1s. Additionally, the acquired information charges are transferred to the horizontal transfer section 1h one line at a time. The information charges transferred to the horizontal transfer section 1h one line at a time in accordance with the storage transfer clock  $\phi_s$  are further transferred to the output section 1d, sequentially. The clock generator 2 also generates a substrate clock  $\phi_b$  which rises for a predetermined time period in response to a discharge timing signal BT. The substrate clock  $\phi_b$  is applied to the substrate side of the solid state image sensor 1. When the substrate clock  $\phi_b$  is active, the information charges stored in the light-receiving pixels of the light-receiving section 1i are discharged toward the substrate side. Since the vertical transfer clock  $\phi_v$  falls synchronously with the rising of the substrate clock  $\phi_b$ , the discharge of information charges toward the substrate is smooth.

In this manner, information charges are stored in each light-receiving pixel of the light-receiving section 1i during a period L, which starts from when the discharge of information charges in accordance with the substrate clock

$\phi_b$  is completed to when transmission is commenced by the vertical transfer clock  $\phi_v$ . The stored period of the information charges, or the shutter speed, is controlled by adjusting the timing of the substrate clock  $\phi_b$ .

5           A timing controller 3 generates the vertical timing signal VT and the horizontal timing signal HT from a reference clock CK, which has a constant cycle, and sends the signals VT, HT to the clock generator 2. If, for example, the NTSC standard is employed, the timing  
10 controller 3 causes the horizontal timing signal HT to rise each time 910 reference clocks CK, which frequency is 14.32 MHz, are counted. The timing controller 3 also causes the vertical timing signal VT to fall each time 525/2 horizontal timing signals HT are counted. The timing controller 3 also  
15 causes the discharge timing signal BT to rise during the vertical scanning period based on exposure data indicating the exposure level of the solid state image sensor 1. The timing controller 3, for example, determines whether or not the exposure data, which is obtained by integrating the  
20 image signal Y(t) for every single display image unit, is within an optimal range. If the exposure data exceeds the exposure range, the rising timing of the pulse signals is delayed to shorten the storage period L of the information charges. On the other hand, if the exposure data has not  
25 yet reached the optimal level, the timing controller 3 advances the rise timing of the pulse signals to prolong the storage period L of the information charges.

30           The image sensor maintains the image signal Y(t) at an optimal level by changing the length of the period L, during which information charges are stored in the light-receiving section 1i, in accordance with the level of the image signal Y(t).

Fig. 3 is a cross-sectional view showing the light-receiving section 11 of a CCD solid state image sensor which employs a vertical overflow drain structure to absorb excess information charges on the substrate side. A diffusion region (P-well region) 12 having a P type conductivity is formed on the surface region of a semiconductor substrate 11 which has an N type conductivity and where a drain region is to be formed. Formed on the surface of this P-well region 12 is a diffusion layer (buried layer) 13 which has an N type conductivity and where a channel region is to be formed. The buried layer 13 is formed so as to be defined by an isolation region (not shown) on the surface of the P-well region 12 and to extend in one direction. First gate electrodes 15 are arranged at given intervals on the buried layer 13 via an insulating layer 14, and second gate electrodes 16 are arranged between the adjoining first gate electrodes 15 in such a way as to partially cover the first gate electrodes 15. The first and second gate electrodes 15, 16 are respectively supplied with four phase vertical clocks  $\phi_v$  ( $\phi_{v1}$ - $\phi_{v4}$ ), each of which has a phase difference of 90 degrees from one to another and are synchronous with a vertical sync signal VD. The semiconductor substrate 11 is supplied with the substrate clock  $\phi_b$ . A ground voltage is applied to the P-well region 12. The peak values of the vertical clocks  $\phi_{v1}$ - $\phi_{v4}$  and the substrate clock  $\phi_b$ , or the potentials at the gate electrodes 15, 16 and the semiconductor substrate 11, are set based on the P-Well region 12.

In the vertical overflow drain structure, when the light-receiving section 11 stores information charges, the substrate clock  $\phi_b$  is kept low, and one to three of the vertical clocks ( $\phi_{v1}$ - $\phi_{v4}$ ) are kept high. This selectively activates the first and second gate electrodes 15, 16. In

the part of the light-receiving section 1i where the first and second gate electrodes 15, 16 are activated, as shown in Fig. 4, a potential well (depletion layer) is formed near the buried layer 13. Accordingly, information charges are stored in the region from within the buried layer 13 to the surface of the P-well region 12. In the part of the light-receiving section 1i where the first and second gate electrodes 15, 16 are deactivated, a potential well is not formed in the buried layer 13 but a potential barrier for defining the light-receiving pixels is formed in the buried layer 13.

During the shutter operation for discharging the information charges stored in each of the light-receiving pixels, all of the vertical clocks  $\phi v1-\phi v4$  are kept low and the substrate clock  $\phi b$  rises. Consequently, the potential well in the buried layer 13 becomes shallower while the potential well in the semiconductor substrate 11 becomes deeper. As a result, the potential barrier in the P-well region 12 disappears as indicated by the broken line in Fig. 4. In this manner, the information charges stored in the potential well in the buried layer 13 are moved to the semiconductor substrate 11 from the buried layer 13 along the potential profile and are discharged therefrom.

In the solid state image sensor 1 having the vertical overflow drain structure, the output section 1d and the light receiving section 1i are formed on the same substrate. Thus, the substrate clock  $\phi b$  affects the output portion 1d during the shutter operation. Accordingly, the rise timing of the substrate clock  $\phi b$  is set within the horizontal scanning return period in order to prevent noise from being mixed with the image signal  $Y(t)$  acquired from the output portion 1d. However, the horizontal scanning return period

is very short, lasting only a few microseconds. Hence, if charges are stored in a large number of light-receiving pixels, all of the unnecessary charges in the light-receiving pixels may not be discharged and may thus remain in the light receiving pixels as residual charges. The residual charges may mix with the subsequently stored information charges and decrease the quality of the replayed display image.

#### SUMMARY OF THE INVENTION

Accordingly, it is an objective of the present invention to provide a method and apparatus for driving a solid state image sensor which completely discharges unnecessary charges during the shutter operation.

To achieve the above objective, the present invention provides a method for driving a solid state image sensor that obtains image signals in display image units. The solid state image sensor includes a semiconductor substrate and a semiconductor layer formed on the semiconductor substrate. The semiconductor layer has an opposite conductivity to the semiconductor substrate. The semiconductor layer has a plurality of parallel channel regions arranged therein. A plurality of transfer electrodes are arranged on the semiconductor substrate. Each transfer electrode intersects the plurality of channel regions. Each of the channel regions generates and accumulates information charges. The driving method includes the steps of accumulating information charges in the channel region that correspond to a transfer electrode selected by selectively activating the plurality of transfer electrodes at a predetermined timing during a vertical scanning return period, transferring the accumulated

information charges to a transfer register, discharging the information charges in the channel regions toward the semiconductor substrate by keeping the plurality of transfer electrodes deactivated and increasing the potential at the semiconductor substrate, and repetitively executing the accumulating, transferring, and discharging steps to continuously obtain the image signals in display image units.

In a further aspect of the present invention, the present invention provides an apparatus for driving a solid state image sensor that obtains image signals in display image units. The solid state image sensor includes a semiconductor substrate and a semiconductor layer formed on the semiconductor substrate. The semiconductor layer has an opposite conductivity to the semiconductor substrate. The semiconductor layer has a plurality of parallel channel regions arranged therein. A plurality of transfer electrodes are arranged on the semiconductor substrate. Each transfer electrode intersects the plurality of channel regions. Each of the channel regions generates and accumulates information charges. The driving apparatus includes a timing controller for generating a predetermined timing signal based on a reference clock signal, and a clock generator for generating a vertical clock signal and a substrate clock signal based on the timing signal and applying the vertical clock signal and the substrate clock signal to the solid state image sensor. The clock generator activates the vertical clock signal so that the transfer electrodes are selectively activated and the information charges are accumulated in the channel regions corresponding to the activated transfer electrode, and deactivates the vertical clock signal so that the transfer electrodes are maintained in a deactivation state after transferring the



stored information charges. The the clock generator further  
activates the substrate clock signal so that the potential  
of the semiconductor substrate is increased and the  
information charges in the channel region are discharged  
when the transfer electrode is deactivated.

Other aspects and advantages of the present invention  
will become apparent from the following description, taken  
in conjunction with the accompanying drawings, illustrating  
by way of example the principles of the invention.

#### BRIEF DESCRIPTION OF THE DRAWINGS

The features of the present invention that are believed  
to be novel are set forth with particularity in the appended  
claims. The invention, together with objects and advantages  
thereof, may best be understood by reference to the  
following description of the presently preferred embodiments  
together with the accompanying drawings in which:

Fig. 1 is a block diagram showing an image apparatus  
employing a prior art solid state image sensor;

Fig. 2 is a timing chart illustrating the operation of  
the image apparatus of Fig. 1;

Fig. 3 is a cross-sectional view showing a light-  
receiving section of a prior art solid state image sensor  
having a vertical overflow drain structure;

Fig. 4 is a diagram showing potential changes in the  
solid state image sensor of Fig. 3 in the vertical  
direction;

Fig. 5 is a timing chart illustrating a method for

driving a solid state image sensor according to the present invention;

Fig. 6 is a diagram showing potential changes when employing the solid state image sensor driving method according to the present invention;

Fig. 7 is a flowchart illustrating the method for driving the solid state image sensor; and

Fig. 8 is a schematic block diagram of a timing control circuit according to the present invention.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring to Fig. 8, a clock generator 20 and a timing controller 30 are shown. The timing controller 30 receives a reference clock signal CK and generates predetermined timing signals (horizontal timing signal HT, vertical timing signal VT and discharge timing signal BT) based on the reference clock signal CK. The clock generator 20 generates a vertical transfer clock  $\phi_v$ , a storage transfer clock  $\phi_s$ , and a horizontal transfer clock  $\phi_h$  based on the timing signals HT, VT. The clock generator 20 sends the vertical transfer clock  $\phi_v$  and the horizontal transfer clock  $\phi_h$  to the solid state image sensor. The clock generator 20 also generates a substrate clock signal  $\phi_b$  in response to the discharge timing signal BT. The timing controller 30 also causes the discharge timing signal BT to rise during the vertical scanning period based on exposure data indicating the exposure level of the solid state image sensor.

A method for driving a solid state image sensor according to the present invention will now be described

with reference to Figs. 5 to 7. The structure of the solid state image sensor is essentially the same as that of the prior art image sensor shown in Fig. 1, except that the control signals or clocks generated by the timing controller 3 and the clock generator 2 are activated as described below.

In the driving method according to the present invention, the frame transfer type solid state image sensor first keeps the transfer electrodes, which form the light-receiving pixels, deactivated and discharges the residing charges. The electronic shutter operation then discharges substantially all of the residing information charges. The transfer electrodes are then activated to store new information charges. In other words, when the transfer electrodes are activated in the frame transfer type solid state image sensor, a potential well is formed in the channel region below the transfer electrodes so that the functions of the light-receiving pixels become effective. The light-receiving pixels function effectively only during the storage period L of the information charges.

The transfer output of the information charges from the light-receiving section to the storage section, or the frame transfer is set during the blanking period of the vertical sync signal VD. After the frame transfer is completed, the four phase vertical clocks  $\phi v1-\phi v4$  are fall, which deactivates all of the transfer electrodes. In this state, the substrate clock  $\phi b$  is fixed to the low level. This state is maintained until a shutter trigger ST rises. The timing of the shutter trigger ST is set based on the exposure level of the image sensor, or the exposure information indicating the average level of the image signal output by the image sensor, in the same manner as the prior

art solid state image sensor shown in Fig. 4.

As shown in Fig. 5, when the shutter trigger ST rises during the vertical scanning period, the substrate clock  $\phi_b$  rises. This discharges the information charges residing in the channel region below the transfer electrodes toward the substrate. The substrate clock  $\phi_b$  remains high over a predetermined period. Unnecessary residual information charges are discharged during this period. Among the four phase vertical transfer clocks  $\phi_{v1}$ - $\phi_{v4}$ , for example, the first phase and second phase clocks  $\phi_{v1}$ ,  $\phi_{v2}$  rise synchronously with the falling of the substrate clock  $\phi_b$ . This forms the potential well below the transfer electrodes to which the vertical transfer clocks  $\phi_{v1}$ ,  $\phi_{v2}$  are applied. The potential barrier is formed below the transfer electrodes to which the vertical transfer clocks  $\phi_{v3}$ ,  $\phi_{v4}$  are applied. The rise and fall timing of each vertical transfer clock is set within the horizontal scanning return period to prevent noise from mixing with the image signal.

The information charges generated by photoelectric conversion in the channel region are stored in the potential well. The accumulation of the information charges is maintained during the blanking period of the vertical sync signal VD until the frame transfer is commenced. Accordingly, the information charges generated in the channel regions are stored in the potential well during the period L from when the first and second phase clocks  $\phi_{v1}$ ,  $\phi_{v2}$  rise to when the frame transfer is commenced.

As shown in Fig. 6A, the preferred drive method substantially prevents the formation of the potential well in the channel region during the period from when the frame transfer is completed to when the storage of the information

charges is commenced. Thus, even if incident light in the channel region generates information charges, most of those charges are discharged toward the substrate side. As a result, only the subtle amount of charges residing in the channel region need be discharged toward the substrate side when the substrate clock  $\phi_b$  rises to start the shutter operation. Accordingly, substantially all of the unnecessary information charges residing in the channel region are discharged even if the shutter operation is fast. This prevents unnecessary information charges from residing in the channel region. Furthermore, since the amount of charges discharged during the shutter operation is small, the charges are discharged sufficiently even if the potential of the substrate clock  $\phi_b$  is low.

In the vertical overflow drain structure solid state image sensor of the preferred embodiment, the discharge of unnecessary charges is completed within a short period of time and unnecessary charges are thus prevented from residing in the channel region when the shutter operation is performed. Furthermore, the small amount of charges that are discharged during the shutter operation allows the voltage required for the shutter operation to be set at a low value. This decreases power consumption.

In the preferred embodiment, all of the transfer electrodes remain deactivated from when the frame transfer is completed to when the storage of the information charges is commenced in order to prevent the formation of the potential well in each channel region. Thus, the charges generated in the channel regions are discharged toward the substrate regardless of the intensity of the incident light at the channel regions. In other words, all of the charges in the channel regions are easily discharged toward the

semiconductor substrate when the potential at the semiconductor substrate increases.

The preferred embodiment employs four phase vertical transfer clocks. However, three phase or five phase transfer clocks may be employed.

It should be apparent to those skilled in the art that the present invention may be embodied in many other specific forms without departing from the spirit or scope of the invention. Therefore, the present examples and embodiments are to be considered as illustrative and not restrictive, and the invention is not to be limited to the details given herein, but may be modified within the scope and equivalence of the appended claims.